library IEEE;
use IEEE.std_logic_1164.all;

entity INV is
  port (X: in STD_LOGIC; Y: out STD_LOGIC);
end INV;

architecture INV_A of INV is
begin
  Y <= not X;
end INV_A;